AEM10941 Evaluation Board User Guide

Description

The AEM10941 evaluation board is a printed circuit board (PCB) featuring all the needed components to operate the AEM10941 integrated circuit (IC). Please refer to the datasheet for all the useful details about the AEM10941 (Document DS_AEM10941).

The AEM10941 evaluation board allows users to test the epeas IC and analyze its performances in a laboratory-like setting.

It allows easy connections to the energy harvester, the storage element, the low-voltage and the high-voltage loads. It also provides all the configuration access to set the device in any one of the modes described in the datasheet. The control and status signals are available on standard pin headers, allowing users to wire for any usage scenario and evaluate the relevant performance.

The AEM10941 evaluation board is a plug and play, intuitive and efficient tool for making the appropriate decisions (component selection, operating modes...) for the design of a highly efficient subsystem powered by solar energy harvesting in your target application.

Features

Two-way screw terminals
- Source of energy (PV cell).
- Low-voltage load.
- High-voltage load.
- Primary energy storage element.

Three-way screw terminals
- Energy storage element (Battery or (super)capacitor).

2-pin “Shrouded Header”
- Alternative connection for the storage element.

3-pin headers
- Maximum power point (MPP) configuration.
- Low drop-out regulators (LDOs) enabling.
- Energy storage elements and LDOs configuration.
- Dual-cell supercapacitor configuration.

2-pin headers
- Primary battery configuration.

Provision for resistors
- Custom mode configuration.
- Primary battery configuration.

1-pin headers
- Access to status pins.

Appearance

Device Information

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Dimensions</th>
</tr>
</thead>
<tbody>
<tr>
<td>2AAEM10941C002 REV:S</td>
<td>76 mm x 50 mm</td>
</tr>
</tbody>
</table>
1. Connections Diagram

**NOTE:** If R1, R2, R3, R4 and R11 are not mounted (and thus SET_OVDIS, SET_OVCH and SET_CHRDY are floating), make sure that no power source is connected to SRC or to PRIM when CFG[2:0] is LLL (custom mode) or floating. This would lead to damaging the AEM10941. Having SET_OVDIS, SET_OVCH and SET_CHRDY tied to BUCK by installing 0 Ω on R2, R3 and R11 prevents this behavior.
### 1.1. Signals Description

<table>
<thead>
<tr>
<th>NAME</th>
<th>FUNCTION</th>
<th>CONNECTION</th>
<th>If used</th>
<th>If not used</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Power signals</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SRC</td>
<td>Connection to the harvested energy source.</td>
<td>Connect the source element.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>BATT</td>
<td>Connection to the energy storage element.</td>
<td>Connect the storage element in addition to CSTO (150 µF).</td>
<td></td>
<td>Do not remove CBATT.</td>
</tr>
<tr>
<td>BAL</td>
<td>Connection to mid-point of a dual-cell supercapacitor.</td>
<td>Connect mid-point of supercapacitor and a jumper from “BAL” to “ToCN”.</td>
<td></td>
<td>Use a jumper to connect “BAL” to “GND”.</td>
</tr>
<tr>
<td>PRIM</td>
<td>Connection to the primary battery.</td>
<td>Connect primary battery and remove the “NoPRIM” jumpers.</td>
<td></td>
<td>Connect a jumper to each “NoPRIM” 2-pins.</td>
</tr>
<tr>
<td>LVOUT</td>
<td>Output of the low-voltage LDO regulator.</td>
<td>Connect a load.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>HVOUT</td>
<td>Output of the high-voltage LDO regulator.</td>
<td>Connect a load.</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Debug signals</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VBOOST</td>
<td>Output of the boost converter.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>VBUCK</td>
<td>Output of the buck converter.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>BUFSRC</td>
<td>Connection to an external capacitor buffering the boost converter input.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Configuration signals</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CFG[2:0]</td>
<td>Configuration of the threshold voltages for the energy storage element.</td>
<td>Connect jumpers (see Table 2).</td>
<td></td>
<td>Cannot be left floating (see Table 2).</td>
</tr>
<tr>
<td>SELLMP[1:0]</td>
<td>Configuration of the MPP ratio.</td>
<td>Connect jumpers (see Table 4).</td>
<td></td>
<td>Cannot be left floating (see Table 4).</td>
</tr>
<tr>
<td>FB_PRIM_D</td>
<td>Configuration of the primary battery.</td>
<td>Use resistors R7-R8 (see Section 2.3.2).</td>
<td></td>
<td>Connect a jumper to each “NoPRIM” 2-pins.</td>
</tr>
<tr>
<td>FB_PRIM_U</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Control signals</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ENHV</td>
<td>Enabling pin for the high-voltage LDO.</td>
<td>Connect jumper (see Table 3).</td>
<td></td>
<td>Cannot be left floating (see Table 3).</td>
</tr>
<tr>
<td>ENLV</td>
<td>Enabling pin for the low-voltage LDO.</td>
<td>Connect jumper (see Table 3).</td>
<td></td>
<td>Cannot be left floating (see Table 3).</td>
</tr>
<tr>
<td><strong>Status signals</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STATUS[1]</td>
<td>Logic output. Asserted if the battery voltage falls under Vovdis or if the AEM is taking energy from the primary battery.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STATUS[0]</td>
<td>Logic output. Asserted when the LDOs can be enabled.</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 1: Pin Description
2. General Considerations

2.1. Safety Information

Always connect the elements in the following order:
1. Reset the board - see “How to reset the AEM10941 evaluation board” on Figure 2.
2. Completely configure the PCB (jumpers/resistors):
   - MPP configuration (SELMPP[1:0]) - see Table 4.
   - Battery and LDOs configuration (CFG[2:0] and, if needed, R1 to R6) - see Table 2.
   - Primary battery configuration (“NoPRIM” or R7-R8) - see Section 2.3.2.
   - LDOs enabling (ENHV and ENLV) - see Table 3.
   - Balancing circuit connection (BAL) - see Section 2.3.3.
3. Connect the storage elements on BATT and optionally the primary battery on PRIM.
4. Connect the high and/or low voltage loads on HVOUT/LVOUT (optional).
5. Connect the source on SRC.
To avoid damage to the board, users are urged to follow this procedure.

How to reset the AEM10941 evaluation board:
To reset the board, simply disconnect the storage element and the optional primary battery and press the reset button in order to discharge the internal nodes of the system.

2.2. Basic Configurations

<table>
<thead>
<tr>
<th>Configuration pins</th>
<th>Storage element threshold voltages</th>
<th>LDOs output voltages</th>
<th>Typical use</th>
</tr>
</thead>
<tbody>
<tr>
<td>H</td>
<td>H</td>
<td>H</td>
<td>4.12 V</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>L</td>
<td>4.12 V</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>H</td>
<td>4.12 V</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>L</td>
<td>2.70 V</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>H</td>
<td>4.50 V</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>L</td>
<td>4.50 V</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
<td>H</td>
<td>3.63 V</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
<td>L</td>
<td>Custom mode - see Section 2.3.1.</td>
</tr>
</tbody>
</table>

Table 2: Usage of CFG[2:0]
2.3. Advanced Configurations

A complete description of the system constraints and configurations is available in the AEM10941 datasheet “System configuration” Section.

A reminder on how to calculate the configuration resistors value is provided below. Calculation can be made with the help of the spreadsheet found on e-peas website.

2.3.1. Custom Mode

In addition to the pre-defined storage element protection levels, the custom mode allows users to define their own levels via resistors R1 to R4 and to tune the output of the high voltage LDO HVOUT via resistors R5-R6.

Here is how to determine the values of R1-R4 to set the desired storage element protection levels:

- \( R_T = R_1 + R_2 + R_3 + R_4 \)
- \( 1M\Omega \leq R_T \leq 100M\Omega \)
- \( R_1 = R_T \cdot \frac{1V}{V_{OVCH}} \)
- \( R_2 = R_1 \cdot \left( \frac{1V}{V_{CHRDY}} - \frac{1V}{V_{OVCH}} \right) \)
- \( R_3 = R_1 \cdot \left( \frac{1V}{V_{OVDIS}} - \frac{1V}{V_{CHRDY}} \right) \)
- \( R_4 = R_1 \cdot \left( 1 - \frac{1V}{V_{OVDIS}} \right) \)

Here is how to determine the values of R5-R6 to set the desired HVOUT voltages:

- \( 1M\Omega \leq R_V \leq 40M\Omega \)
- \( R_5 = R_V \cdot \frac{1V}{V_{HV}} \)
- \( R_6 = R_V \cdot \left( 1 - \frac{1V}{V_{HV}} \right) \)

Make sure the protection levels satisfy the following conditions:

- \( V_{CHRDY} + 0.05V \leq V_{OVCH} \leq 4.5V \)

<table>
<thead>
<tr>
<th>ENLVM</th>
<th>ENHV</th>
<th>LV output</th>
<th>HV output</th>
</tr>
</thead>
<tbody>
<tr>
<td>H</td>
<td>H</td>
<td>Enabled</td>
<td>Enabled</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>Enabled</td>
<td>Disabled</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>Disabled</td>
<td>Enabled</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
<td>Disabled</td>
<td>Disabled</td>
</tr>
</tbody>
</table>

Table 3: LDOs enabling

<table>
<thead>
<tr>
<th>SELMPP[1]</th>
<th>SELMPP[0]</th>
<th>Vmpp/Voc</th>
</tr>
</thead>
<tbody>
<tr>
<td>L</td>
<td>L</td>
<td>70%</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>75%</td>
</tr>
<tr>
<td>H</td>
<td>L</td>
<td>85%</td>
</tr>
<tr>
<td>H</td>
<td>H</td>
<td>90%</td>
</tr>
</tbody>
</table>

Table 4: Usage of SELMPP[1:0]

- \( V_{OVDIS} + 0.05V \leq V_{CHRDY} \leq V_{OVCH} - 0.5V \)
- \( 2.2V \leq V_{OVDIS} \)
- \( V_{HV} \leq V_{OVDIS} - 0.3V \)

If custom mode used:

- Remove R2, R3 and R11 zero ohm resistors.
- Set resistors R1 to R6 to configure the custom mode.

If custom mode unused:

- Leave the resistor footprints of R1 to R6 empty.
- Place 0 ohm resistors on R2, R3 and R11.
- Do not set CFG[2:0] to 000.

2.3.2. Primary Battery Configuration

If a primary storage is used, it is mandatory to determine \( V_{PRIM,MIN} \), the voltage at which the primary battery is considered fully depleted. To do so, use resistors R7 - R8.

These resistors are calculated as follows:

- \( R_P = R_7 + R_8 \)
- \( 100k\Omega \leq R_P \leq 500k\Omega \)
- \( R_7 = \frac{V_{PRIM,MIN}}{4} \cdot R_P \cdot \frac{1}{2.2V} \)
- \( R_8 = R_P - R_7 \)

If unused, use a jumper to short each “NoPRIM” 2-pins headers.

2.3.3. Balancing Circuit Configuration

When using a dual-cell supercapacitor (that does not already include a balancing circuit), enable the balancing circuit configuration to ensure equal voltage on both cells. To do so:

- Connect the node between the two supercapacitor cells to BAL (on BATT connector).
- Use a jumper to connect “BAL” to “ToCN”.

If unused, use a jumper to connect “BAL” to “GND”.

\[ \]
3. Functional Tests

This section presents a few simple tests that allow the user to understand the functional behavior of the AEM10941. To avoid damaging the board, follow the procedure found in Section 2.1 “Safety Information”. If a test has to be restarted make sure to properly reset the system to obtain reproducible results.

Those functional tests were made using the following setup:

- Storage element: Capacitor (4.7 mF + CBATT).
- Loads: 10 kΩ on HVOUT. LVOUT left floating.
- SRC: current source (1 mA or 100 µA) with voltage compliance (4V).

Feel free to adapt the setup to match your system as long as the input and cold-start constraints are respected (see the AEM10941 datasheet “Introduction” Section).

3.1. Start-up

The following example allows users to observe the behavior of the AEM10941 in the wake-up mode.

**Setup**

- Place the probes on the nodes to be observed.
- Referring to Figure 1, follow steps 1 to 5 explained in Section 2.1 “Safety Information”.

**Observations and Measurements**

- **BATT**: Voltage rises as the power provided by the source is transferred to the storage element (see Figure 3).
- **SRC**: Regulated at \( V_{MPF} \), which is a voltage equal to the open-circuit voltage \( (V_{OC}) \) times the MPP ratio defined in Table 4. \( V_{SRC} \) equals \( V_{OC} \) during MPP evaluation (see Figure 4). Note that \( V_{SRC} \) must be higher than 380 mV to coldstart.
- **HVOUT/LVOUT**: Regulated when voltage on BATT first rises above \( V_{CHRDY} \) (see Figure 3).
- **STATUS[0]**: Asserted when the LDOs are ready to be enabled (refer to the AEM10941 datasheet “Normal Mode” section) (see Figure 3).
- **STATUS[2]**: Asserted each time the AEM10941 performs a MPP evaluation (See Figure 4).

3.2. Shutdown

This test allows users to observe the behavior of the AEM10941 when the system is running out of energy.

**Setup**

- Place the probes on the nodes to be observed.
- Referring to Figure 1, follow steps 1 to 5 explained in Section 2.1 “Safety Information”. Configure the board in the desired state and start the system (see Section 3.1). Do not use a primary battery.
- Let the system reach a steady state (i.e. voltage on BATT between \( V_{CHRDY} \) and \( V_{OVCH} \) and STATUS[0] asserted).
- Remove the PV cell and let the system discharge through quiescent current and HVOUT/LVOUT load(s).

**Observations and Measurements**

- **BATT**: Voltage decreases as the system consumes the power accumulated in the storage element. The voltage remains stable after crossing \( V_{OVDIS} \) (see Figure 5).
- **STATUS[0]**: De-asserted when the LDOs are no longer available as the storage element is running out of energy. This happens 600 ms after **STATUS[1]** assertion (see Figure 5).

- **STATUS[1]**: Asserted for 600ms when the storage element voltage (BATT) falls below $V_{OVDIS}$ (see Figure 5).

![Figure 5](image)

**Figure 5**: LDOs disabled around 600 ms after BATT reaches Vovdis

3.3. Switching on Primary Battery

This example allows users to observe switching from the main storage element to the primary battery when the system is running out of energy.

**Setup**

- Place the probes on the nodes to be observed.
- Referring to Figure 1, follow steps 1 to 5 explained in Section 2.1 "Safety Information". Configure the board in the desired state and start the system (see Section 3.1). Connect a primary battery (example: 3.1 V coin cell with protection level at 2.4 V, R7 = 68 kΩ and R8 = 180 kΩ).
- Let the system reach a steady state (i.e. voltage on BATT between $V_{CHRDY}$ and $V_{OVDIS}$ and **STATUS[0]** asserted).
- Remove the PV cell and let the system discharge through quiescent current and HVOUT/LVOUT load(s).

**Observations and Measurements**

- **BATT**: Voltage decreases as the system consumes the power accumulated in the storage element. The voltage reaches $V_{OVDIS}$ and than rises again to $V_{CHRDY}$ as it is recharged from the primary battery (see Figure 6).
- **STATUS[0]**: Never de-asserted as the LDOs are still functional (see Figure 6).
- **HVOUT**: Stable and not affected by switching on the primary battery (see Figure 6).

![Figure 6](image)

**Figure 6**: Switching from SRC to the primary battery

3.4. Cold Start

The following test allows the user to observe the minimum voltage required to coldstart the AEM10941. To prevent leakage current induced by the probe the user should avoid probing any unnecessary node. Make sure to properly reset the board to observe the cold-start behavior.

**Setup**

- Place the probes on the nodes to be observed.
- Referring Figure 1, follow steps 1 and 2 explained in Section 2.1. Configure the board in the desired state. Do not plug any storage element in addition to CBATT.
- **SRC**: Connect your source element.

**Observations and measurements**

- **SRC**: Equal to the cold-start voltage during the cold-start phase. Regulated at the selected MPPT percentage of $V_{OC}$ when cold start is over. (See Figure 7). Be careful that the cold-start phase time will shorten with the input power. Limit it to ease the observation.
- **BATT**: Starts to charge when the cold-start phase is over (see Figure 7).
3.5. Dual-cell Supercapacitor Balancing Circuit

The following test allows the user to observe the balancing circuit behavior that balances the voltage on both side of the BAL pin.

**Setup**

- Following steps 1 and 2 explained in Section 2.1 and referring to Figure 1, configure the board in the desired state. Plug the jumper linking “BAL” to “ToCN”.
- **BATT**: Plug a capacitor C1 between the positive (+) pin and the BAL pin, and a capacitor C2 between the BAL pin and the negative (-) pin.
  - C1 & C2 > 1 mF.
  - \( (C2 \times V_{CHRDY}) / C1 \geq 0.9 \) V.
- **SRC**: Connect your source element to power up the system.

**Observations and measurements**

- BAL voltage equals half of the BATT voltage.
4. Performance Tests

This section presents the tests to reproduce the performance graphs found in the AEM10941 datasheet and to understand the functionalities of the AEM10941. To be able to reproduce those tests, the following equipment is required:

- 1 voltage source.
- 2 source measure units (SMUs).
- 1 oscilloscope.

To avoid damaging the board, follow the procedure in Section 2.1 “Safety Information”. If a test has to be restarted, make sure to properly reset the system to obtain reproducible results (see “How to reset the AEM10941 evaluation board” in Section 2.1).

4.1. LDOs

The following example instructs users on how to measure the output voltage stability of the LDOs (Low-voltage and High-voltage LDO regulation Sections of the AEM10941 datasheet).

Setup

- Referring to Figure 1, follow steps 1 and 2 explained in the Section 2.1. Configure the board in the desired state and connect your storage element(s).
- VBOOST: Connect SMU1. Configure it to Voltage Source with a Current Compliance of 200 mA.
- HVOUT / LVOUT: Connect SMU2 to the LDO you want to measure. Configure it to sink current with a Voltage Compliance of 5 V for HVOUT or 2.5 V for LVOUT.

Manipulations

- Impose a voltage between VOVCH and 5 V on SMU1 to force the AEM to start.
- Sweep voltage on SMU1 from VOVDIS + 50 mV to 4.5 V.
- Repeat with different current levels on SMU2 (from 10 µA to 80 mA for HVOUT and from 10 µA to 20 mA for LVOUT). Please make sure to set negative current values on SMU2 to simulate the load.

Measurements

- HVOUT/LVOUT: Measure the voltage.

4.2. BOOST Efficiency

This test allows users to reproduce the efficiency graphs of the AEM10941 boost converter (Boost Conversion Efficiency Sections of the AEM10941 datasheet).

Setup

- Following steps 1 and 2 explained in the Section 2.1 and referring to Figure 1, configure the board in the desired state.
- VBUCK: Connect a 2.3 V Voltage Source to prevent VBUCK to sink current from VBOOST.
- SRC: Connect SMU1. Configure it to Current Source with a Voltage Compliance of 0 V.
- VBOOST: Connect SMU2 and configure it to Voltage Source with a Current Compliance of 200 mA.
- STATUS[2]: Connect to one of the SMU to detect falling edge.

Warning regarding measurements:

Any item connected to the PCB (load, probe, storage device, etc.) involves a leakage current. This can negatively impact the measurements. Whenever possible, disconnect unused items to limit this effect.
Manipulations
- Impose a voltage between VOVCH and 5 V on SMU2 to force the AEM to start. When done, impose a voltage between VOVDIS + 50 mV and VOVCH.
- Sweep voltage compliance on SMU1 from VOVDIS + 50 mV to 4.5 V.
- Repeat with different current levels on SMU1 (from 100 µA to 100 mA) and with different voltage levels on SMU2 (from VOVDIS + 50 mV to VOVCH).

Measurements
- STATUS[2]: Do not make any measurements while high (boost converter is not active during MPP calculation).
- SRC: Measure the current and the voltage.
- VBOOST: Measure the current and the voltage. Repeat the measurement a copious number of times to be sure to capture the current peaks. Figure 10 has been obtained by averaging over 100 measurements configured with a 100 ms integration time.
- Deduce input and output power (P = U x I) and efficiency (η = Pout/Pin).

4.3. Custom mode configuration
This test allows users to measure the custom protection levels of the storage element set by resistors R1 to R6.

Setup
- Referring to Section 1, follow steps 1 and 2 explained in Section 2.1.
- To select custom mode:
  - Set CFG[2:0] = 000.
  - Remove R2, R3 and R11.
  - Choose R1 to R6 to configure the battery protection levels and HVOUT output voltage.
- Place the probes on the nodes to be observed.
- SRC: connect your source element to power up the system.

Manipulations
- Remove the source element after the voltage on BATT has reached steady state (between VCHRDY and VOVCH).

Measurements
Measure the following nodes to ensure the correct behavior of the AEM10941 with respect to the custom configuration:
- STATUS[0]: Asserted when the LDOs can be enabled (i.e. when BATT first rises above VCHRDY).
- STATUS[1]: Asserted when BATT falls below VOVDIS.
- BATT: Rise up and oscillate around VOVCH as long as the source element has not been removed.
- HVOUT: Equal to the value set by R5-R6.
5. PV cell characterization

A photovoltaic cell can be modeled at first approximation by a light-controlled current source in parallel with a diode as illustrated in Figure 11. This allows to model the two main characteristics of a PV cell:

- Open-circuit voltage (Voc): corresponds to the forward voltage of the diode at no load.
- Short-circuit current (Isc): the current delivered by the current source (i.e. when shorting the + and - terminals).

Figure 11: PV cell first order model

Typical current vs voltage graph of a PV cell for different illumination levels can be observed in Figure 12. Knowing that \( P = I \times V \), the associated power vs voltage curves can be drawn as shown in Figure 13. For a given technology, the maximum extracted power is achieved at a voltage corresponding to a given ratio of the open-circuit voltage (between 70% and 90%). This ratio is, in first approximation, independent of the illumination level. As it can be seen in Figure 13, \( \text{Vmpp1}/\text{Voc1} = \text{Vmpp2}/\text{Voc2} \).

As presented in Table 4, the MPP configuration of the AEM10941 allows to select the voltage ratio that optimizes the power extraction according to the characteristics of the PV cell.

Figure 12: Typical I-V curve of a PV cell for high and low illumination levels

As can be seen in Figure 13, the power significantly decreases with the voltage beyond the optimum Vmpp. It is then recommended to configure the Vmpp/Voc ratio to be slightly lower than the theoretical optimum and therefore avoid a significant drop of performance.

Figure 13: Typical power-V curve of a PV cell for high and low illumination levels
6. Schematic
## 7. Revision History

<table>
<thead>
<tr>
<th>EVK Version</th>
<th>User Guide Revision</th>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Up to 2.3</td>
<td>1.0</td>
<td>July, 2018</td>
<td>Creation of the document</td>
</tr>
<tr>
<td>2.4</td>
<td>1.1</td>
<td>August, 2021</td>
<td>Connection diagram modification</td>
</tr>
<tr>
<td>2.5</td>
<td>1.0</td>
<td>September, 2023</td>
<td>Update to EVK v2.5</td>
</tr>
</tbody>
</table>

Table 5: Revision History